Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design
- Книги
- 4-03-2023, 15:46
- 112
- 0
- voska89
Free Download Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design:
A Self-Test, Self-Diagnosis, and Self-Repair-Based Approach K
English | 2023 | ISBN: 9811985502 | 527 Pages | PDF EPUB (True) | 38 MB
With the end of Dennard scaling and Moore's law, IC chips, especially large-scale ones, now face more reliability challenges, and reliability has become one of the mainstay merits of VLSI designs. In this context, this book presents a built-in on-chip fault-tolerant computing paradigm that seeks to combine fault detection, fault diagnosis, and error recovery in large-scale VLSI design in a unified manner so as to minimize resource overhead and performance penalties. Following this computing paradigm, we propose a holistic solution based on three key components: self-test, self-diagnosis and self-repair, or "3S" for short. We then explore the use of 3S for general IC designs, general-purpose processors, network-on-chip (NoC) and deep learning accelerators, and present prototypes to demonstrate how 3S responds to in-field silicon degradation and recovery under various runtime faults caused by aging, process variations, or radical particles. Moreover, we demonstrate that 3S not only offers a powerful backbone for various on-chip fault-tolerant designs and implementations, but also has farther-reaching implications such as maintaining graceful performance degradation, mitigating the impact of verification blind spots, and improving chip yield.
Links are Interchangeable - No Password - Single Extraction
